



# हाइपीसी HiPC

**HiPC 2016**  
23rd IEEE International Conference on  
High Performance Computing,  
Data, and Analytics

December 19-22, 2016 | Hyderabad, India  
[www.hipc.org](http://www.hipc.org)

Day	Start Time	End Time	Event	HICC Room
Mon			Breakfast @ 7:30 – Lunch @ 1:00	Atrium-Foyer Ground Floor
Mon			Breaks: Morning Break@ 10:00 – Afternoon @ 4:00	Atrium-Foyer Ground Floor
Mon	8:30 AM	6:30 PM	Industry Exhibit Booth Set-up	MR G.03+G.04+G.05+G.06
Mon	8:30 AM	6:30 PM	Workshop 1: BIGDF	Hall 1
Mon	8:30 AM	4:00 PM	Workshop 2: CFD	MR G.01
Mon	8:30 AM	1:00 PM	Workshop 3: SCI	Hall 2
Mon	2:00 PM	6:30 PM	Workshop 4: HBME	Hall 2
Mon	4:30 PM	6:30 PM	SRS Poster Set-up	MR G.01+G.02
Mon	6:30 PM	8:00 PM	Plenary Industry Gala Opening & SRS Posters	MR G.01 - MR G.06 + Foyer
Tue			Breakfast @ 7:00 – Lunch @ 12:00	Atrium-Foyer Ground Floor
Tue			Breaks: Morning Break@ 9:30 – Afternoon @ 3:00	Atrium-Foyer Ground Floor
Tue	8:00 AM	8:30 AM	Plenary HiPC 2016 Inauguration	Halls 1 & 2
Tue	8:30 AM	9:30 AM	Keynote Talk 1: Srinivas Aluru	Halls 1 & 2
Tue	10:00 AM	12:00 PM	TechSession 1: Applications	Halls 1 & 2
Tue	10:00 AM	12:00 PM	IRUS Session 1: HPC Data Management Challenges	MR 1.05
Tue	10:00 AM	12:00 PM	NVIDIA BoF Session	MR 1.06
Tue	10:00 AM	5:30 PM	SRS Posters on display	MR G.01+G.02
Tue	10:00 AM	5:30 PM	Industry Demos & Exhibits	MR G.03+G.04+G.05+G.06
Tue	1:00 PM	3:00 PM	TechSession 2: Algorithms for data and data management	Halls 1 & 2
Tue	1:00 PM	3:00 PM	Academic BoF Session: Education in PDC	MR 1.05
Tue	1:00 PM	3:00 PM	Intel BoF	MR 1.06
Tue	3:30 PM	5:30 PM	TechSession 3: Memory and I/O	Halls 1 & 2
Tue	3:30 PM	5:30 PM	Programming Contest	MR 1.05
Tue	3:30 PM	5:30 PM	Mellanox BoF Session	MR 1.06
Wed			Breakfast @ 7:30 – Lunch @ 12:00	Atrium-Foyer Ground Floor
Wed			Breaks: Morning Break@ 9:30 – Afternoon @ 3:00	Atrium-Foyer Ground Floor
Wed	8:30 AM	9:30 AM	Keynote Talk 2: Depei Qian	Halls 1 & 2
Wed	10:00 AM	12:00 PM	TechSession 4: Numerical applications	Halls 1 & 2
Wed	10:00 AM	12:00 PM	IRUS Session 2: Advances in Applied Machine Learning and Analytics	MR 1.05
Wed	10:00 AM	5:30 PM	SRS Posters on display	MR G.01+G.02
Wed	10:00 AM	5:30 PM	Industry Demos & Exhibits	MR G.03+G.04+G.05+G.06
Wed	7:30 AM	8:30 AM	Sponsor Feedback Breakfast (by invitation)	MR 1.06
Wed	12:00 PM	1:00 PM	Sponsor Feedback Lunch (by invitation)	MR 1.06
Wed	1:00 PM	3:00 PM	TechSession 5: Resilience and compilers	Halls 1 & 2
Wed	3:30 PM	5:30 PM	SRS Posters – Student authors available	MR G.01+G.02
Wed	6:30 PM	9:30 PM	Awards, Cultural Programme, Banquet	Halls 1 & 2
Thu			Breakfast @ 7:30 – Lunch @ 12:00	Atrium-Foyer Ground Floor
Thu			Morning Break@ 9:30	Atrium-Foyer Ground Floor
Thu	8:30 AM	9:30 AM	Keynote Talk 3: Josep Torrellas	Halls 1 & 2
Thu	10:00 AM	12:00 PM	TechSession 6: Parallel algorithms	Halls 1 & 2
Thu	1:00 PM	3:00 PM	TechSession 7: Software architecture	Halls 1 & 2

For more detailed information, see HiPC website Advance Program, Onsite Mobile App, and 2016 Proceedings of the Workshops and Conference Technical Program, distributed online to all registrants.



Tuesday, Dec 20th  
**Genomes Galore:  
Big Data Challenges  
in the Life Sciences**

Srinivas Aluru, Georgia Tech, USA



Wednesday, Dec 21st  
**China's HPC  
development in  
the next 5 years**

Depei Qian, Sun Yat-sen University, China



Thursday, Dec 22nd  
**Toward Extreme-  
Scale Processor  
Chips**

Josep Torrellas, University of Illinois Urbana-Champaign, USA

## HiPC 2016 CONFERENCE OVERVIEW

The first day of HiPC 2016 features four workshops and concludes with an Industry Gala. The technical program on Days 2, 3 and 4 will showcase three keynote speakers and seven single track sessions of forty peer reviewed papers from all over the world covering important and timely topics in all areas of high performance computing, data, and analytics. On Days 2 and 3, there will be a full program of industry exhibits and related events including two Industry, Research and Users Symposium (IRUS) sessions to provide a forum for presenting state-of-the-art in HPC platforms and technologies, discussing best practices, and exchanging experiences. In addition, industry representatives will host BoF sessions on these two days. On Days 2 and 3, posters of work selected for the Student Research Symposium will be on display, and the conference will host the Intel and NVIDIA sponsored Student Parallel Programming Challenges.

## IMPORTANT INFORMATION WHILE ATTENDING HiPC 2016

Download the mobile app for the conference, *CPS Conferences*, in three formats: Android, iOS, or the Web. The id for HiPC is *hipc16*. The app can be downloaded by searching for "Conference Publishing Services" in your app store or from the links on the conference website. The Schedule section will link you to details on each event, and the Maps section has layout of HICC with links to events to be held in each room. Proceedings have been distributed via email to all registrants and may be accessed from the HiPC website. The full Conference Program is posted on website.



## HiPC 2016 INDUSTRY SPONSORSHIP

HiPC receives strong industry support from companies operating globally and also established in India. This support makes it possible to provide reduced fees for researchers, faculty, and students from India and to provide a forum for researchers from around the world.

### TITANIUM



### PLATINUM



### GOLD



## HiPC 2016 ORGANIZATION

### GENERAL CO-CHAIRS

Ananth S. Narayan, Intel, India  
Kalyana Chadalavada, Intel, USA

### VICE GENERAL CO-CHAIRS

Chiranjib Sur, Shell, India  
Yinglong Xia, Huawei Research America, USA

### PROGRAM CHAIR

Anne Benoit, ENS Lyon, France

### STEERING COMMITTEE CHAIR

Viktor K. Prasanna, University of Southern California, USA

### WORKSHOPS CO-CHAIRS

Manish Parashar, Rutgers University, USA  
Chiranjib Sur, Shell, India

### INDUSTRY LIAISON CO-CHAIRS

Rama Govindaraju, Google, USA  
Jigar Halani, Wipro, India

### IRUS CO-CHAIRS

R. Badrinath, Ericsson, India  
Seetha Rama Krishna Nookala, Intel, India

### SRS CO-CHAIRS

Kishore Kothapalli, IIT-Hyderabad, India  
Ashok Srinivasan, Florida State University, USA



Co-sponsored by IEEE Computer Society Technical Committee on Parallel Processing (TCPP) & HiPC Education Trust, India



In cooperation with

