21st IEEE International Conference on High Performance Computing (HiPC 2014)

December 17-20, 2014 | Goa, India

The 21st annual IEEE International Conference on High Performance Computing (HiPC 2014) will be held at the Hotel Cidade De Goa in Goa, India from Wednesday, December 17th through Saturday, December 20th. HiPC serves as a forum for researchers from around the world to present recent findings and as a venue for stimulating discussions of high performance computing (HPC) related activities in Asia.

PRE-CONFERENCE HPC COMMUNITY EVENT

On December 16th, the day before the start of HiPC 2014 at the Hotel Cidade De Goa, the ARM and Xilinx University Program (XUP) will host a one-day workshop on the ARM SoC Lab-in-a-Box. There is no fee but attendees must register in advance. See the link to Xilinx on the HiPC Website for details and to register.

CONFERENCE HIGHLIGHTS

Starting on December 17th, Day 1 will feature a Student Research Symposium and several Academic Birds-of-a-Feather (BoF) sessions. The technical program, held on Days 2, 3 and 4, will feature three invited keynote speakers and eight single track sessions of peer reviewed papers, and Day 4 will include a special Indo-US workshop. On Days 2 and 3, there will be a full program of Industry Events & Exhibits.

Thursday, December 18th Keynote: Die Stacking is Happening
Bryan Black, *Senior AMD Fellow, USA*

Friday, December 19th Keynote: Massive-scale Streaming Analytics
David A. Bader, *Chair of the School of Computational Science and Engineering at Georgia Tech, USA*

Saturday, December 20th Keynote: Fault Tolerant Techniques for Computing at Scale
Yves Robert, *Professor of Computer Science Laboratory at LIP at ENS Lyon, France*

TECHNICAL PROGRAM

The HiPC 2014 technical program will consist of 49 peer reviewed papers chosen from 216 submissions from all over the world. Papers will be presented in eight sessions and will cover timely topics in all areas of high performance computing. The three keynote speakers will open the morning plenary sessions, and on Day 4 there will be an all-day Indo-US Workshop on Virtual Institutes for Computational and Data-Enabled Science & Engineering.

STUDENT RESEARCH SYMPOSIUM

Held on Day 1 of the conference, the 7th Student Research Symposium (SRS) will feature brief presentations by student authors on their research, followed by a poster exhibit. The SRS program will also include short talks by leading HPC researchers and practitioners. At the end of the day, the conference reception will provide an opportunity for students to interact with HPC researchers and practitioners from academia and industry.

ACADEMIC BOF SESSIONS

Academic BoF sessions will be held on Day 1 of the conference. Organized by academic and non-commercial research groups, these two-hour sessions will focus on emerging areas of interest and will provide a forum for discussion and to help stimulate new research ideas, address specific problems, and build a research community in the topic area.

CO-SPONSORED BY	INDUSTRY SPONSORS (TITANIUM)

IEEE Computer Society Technical Committee on Parallel Processing and

HiPC Education Trust, India. In cooperation with **ACM**

NVIDIA.

INDUSTRY EVENTS

The conference welcomes (and strongly encourages) industry participation on all days at all levels including in the technical program and student symposium. The **industry/research exhibition**, to be held on December 18th and 19th, will include booths and demonstrations and will showcase products, services and current work from vendor companies and R&D laboratories. The **industry, research and user symposium (IRUS) sessions**, held on the same days as exhibits, bring together solution providers and users of HPC in a forum for presenting state-of-the-art in HPC platforms and technologies, for discussing best practices, and for exchanging experiences. In addition, **industry representatives** will host BoF sessions on these two days. See the Website for details on schedule and topics to be covered.

CONFERENCE REGISTRATION

Conference registration includes attendance at all technical sessions and events and a copy of the HiPC 2014 proceedings. The early **registration deadline for discounted fees is November 14, 2014**. International attendees are advised to start the process for their registration and application for a travel visa as soon as possible. Visit the registration page for further details.

SPONSORSHIP & SUPPORT

Technical sponsors of HiPC are the IEEE Computer Society's Technical Committee on Parallel Processing and the HiPC Education Trust of India in cooperation with ACM and several Indian and international organizations and institutions, all listed on the sponsor page of the conference website. Registration at reduced rates for India-based faculty, students, and researchers is made possible through these sponsorships from India based industries and organizations. Companies who are already onboard as industry sponsors for HiPC 2014 have their logos on this flyer. If your company is not yet listed, please visit the website **for details on sponsorship and exhibitor opportunities** or send email to **industry@hipc.org**.

For further details, visit the conference website at **www.hipc.org**

CONFERENCE ORGANIZATION

GENERAL CO-CHAIRS
RAMAMURTHY BADRINATH
Ericsson, INDIA

RAMA GOVINDARAJU
Google, USA

STEERING COMMITTEE CHAIR
VIKTOR K. PRASANNA
University of Southern California, USA

PROGRAM CHAIR
THOMAS HÉRAULT
University of Tennessee, Knoxville, USA

PROGRAM VICE CHAIRS
Algorithms: **FREDERIC VIVIEN**, ENS Lyon, France
Applications: **GALEN SHIPMAN**, Oak-Ridge National Laboratory, USA
Architecture: **MURALI ANNAVARAM,** University of Southern California, USA
System Software: **HIROSHI NAKASHIMA**, Kyoto University, Japan

PLATINUM SPONSORS

GOLD SPONSORS