|
Tuesday Dec. 21
8 :3 0 a m - 9 :3 0 a m
KEYNOTE ADDRESS
"Event Servers for Crisis Management"
K. Mani Chandy
California Institute of Technology
10 :0 0 a m - noon
SESSION V
High-performance processors and routers
Chair : Srinivas Aluru
Iowa State University
Static Techniques to Improve Power Efficiency of Branch Predictors
Weidong Shi, Tao Zhang and Santosh Pande, Georgia Institute of Technology
Realistic Workload Scheduling Policies for Taming the Memory Bandwidth Bottleneck of SMPs
Christos Antonopoulos and Dimitrios Nikolopoulos, The College of William & Mary, U.S.A. and Theodore Papatheodorou, University of Patras, Greece
A Parallel State Assignment Algorithm for Finite State Machines
David Bader, University of New Mexico, Kamesh Madduri, Indian Institute of Technology, Madras
A Novel Scheme to Reduce Burst-Loss and Provide QoS in Optical Burst Switch Networks
Ashok Turuk and Rajeev Kumar, IIT Kharagpur
Single FU Bypass Networks for High Clock Rate Superscalar Processors
Aneesh Aggarwal, Binghamton University
DSP Implementation of Real-time JPEG2000 Encoder using Overlapped Block Transferring and Pipelined Processing
Byeong-Doo Choi, Min-Cheol Hwang, Ju-Hun Nam, Kyung-Hun Lee and Sung-Jea Ko, Korea University
10 :0 0 a m - noon
SESSION VI
Grids and Storage Systems
Chair : Ananth Grama
Purdue University
Impact of Fluctuating Processing Speeds on the Performance of Grid Applications
Menno Dobber, Ger Koole and Rob van der Mei, Vrije Universiteit, Amsterdam
Load Balancing for Hierarchical Grid Computing: A Case Study
Chunxi Chen and Bertil Schmidt, Nanyang Technological University, Singapore
A-FAST: Autonomous Flow Approach to Scheduling Tasks
Sagnik Nandy, Larry Carter and Jeanne Ferrante , UC San Diego
Integration of Scheduling and Replication in Data Grids
Anirban Chakrabarti, Dheepak RA and Shubhashis Sengupta, Infosys Technologies Limited
Efficient Layout Transformation for Disk-based Multidimensional Arrays
Sriram Krishnamoorthy, The Ohio State University, Jarek Nieplocha, Pacific Northwest National Laboratory, Gerald Baumgartner, Chi-Chung Lam and P Sadayappan, The Ohio State University
Autonomic Storage System Based on Automatic Learning
Francisco Hidrobo, Universidad de Los Andes. Mérida, Venezuela and Toni Cortes, Universidad Politécnica de Cataluña. Barcelona, España
1 :0 0 a m - 2 :0 0 a m
KEYNOTE ADDRESS
"Rethinking Computer Architecture Research"
Arvind
Massachusetts Institute of Technology
2 :3 0 p m - 4 :3 0 p m
SESSION VII
Energy-aware and High-performance Networking
Chair : Ajay Gupta
Western Michigan University
Broadcast Based Cache Invalidation And Prefetching In Mobile Environment
Narottam Chand, Ramesh Joshi and Manoj Misra, Indian Institute of Technology, Roorkee INDIA
Efficient Algorithms for Energy Efficient Broadcasting in Linear Radio Network
Gautam Das, Sandip Das and Subhas Nandy, Indian Statistical Institute
Characterization of OpenMP Applications on the InfiniBand-Based Distributed Virtual Shared Memory System
Inho Park, Seon Wook Kim, Korea University, Kyung Park, Electronics and Telecommunications Research Institute, Rudolf Eigenmann, Purdue University
Scalable Startup of MPI Programs in InfiniBand Clusters
Weikuan Yu, Jiesheng Wu and Dhabaleswar Panda, The Ohio State University
Parallel Performance of Hierarchical Multipole Algorithms for Inductance Extraction
Hemant Mahawar and Vivek Sarin, Texas A&M University, Ananth Grama, Purdue University
2 :3 0 p m - 4 :3 0 p m
SESSION VIII
Distributed Algorithms
Chair : Suresh Jagannathan
Purdue University
A New Adaptive Fault-Tolerant Routing Methodology for Direct Network
Maria Gomez, Jose Duato, Jose Flich, Pedro Lopez and Antonio Robles, Universidad Politecnica de Valencia and Nils Nordbotten, Simula Research Laboratory
Fast and Efficient Submesh Determination in Faulty Tori
Pranav R, and Lawrence Jenkins, IISC Bangalore
High Performance Cycle Detection Scheme for Multiprocessing Systems
JuGyun Kim, SookMyung Women's University, Seoul, Korea
Improved Quality of Solutions for Multiobjective Spanning Tree Problem using Distributed Evolutionary Algorithm
Rajeev Kumar, Pramod Singh and Partha Chakrabarti, Indian Institute of Technology Kharagpur
Simple Deadlock-Free Dynamic Reconfiguration
Olav Lysne, Simula Research Lab, Jose Miguel Montanana, Technical Univ. Valencia, Timothy Pinkston, University of Sothern California, Jose Duato, Technical Univ. Valencia, Tor Skeie, Simula Research Lab and Jose Flich, Technical Univ. Valencia
Lock-free Parallel Algorithms: An Experimental Study
Guojing Cong and David Bader, University of New Mexico
|
