PROGRAM OVERVIEW
Starting on Monday, December 19th, the first day of HiPC 2016 features four workshops and concludes with an Industry Gala. The technical program on Days 2, 3 and 4 will showcase three keynote speakers and seven single track sessions of forty peer reviewed papers from all over the world covering important and timely topics in all areas of high performance computing, data, and analytics. On Days 2 and 3, there will be a full program of industry exhibits and related events including Industry, Research and Users Symposium (IRUS) sessions to provide a forum for presenting state-of-the-art in HPC platforms and technologies, discussing best practices, and exchanging experiences. In addition, industry representatives will host BoF sessions on these two days. On Days 2 and 3, posters of work selected for the Student Research Symposium will be on display, and the conference will host the Intel and NVIDIA sponsored Student Parallel Programming Challenges. Wednesday evening’s Conference Banquet will feature a special cultural program.

KEYNOTE SPEAKERS

<table>
<thead>
<tr>
<th>Date</th>
<th>Day</th>
<th>Speaker</th>
<th>Title</th>
</tr>
</thead>
<tbody>
<tr>
<td>Tuesday, December 20th – Day 2 Keynote</td>
<td>Srinivas Aluru</td>
<td><strong>Genomes Galore: Big Data Challenges in the Life Sciences</strong></td>
<td>Professor, School of Computational Science and Engineering, Georgia Institute of Technology, USA</td>
</tr>
<tr>
<td>Wednesday, December 21st – Day 3 Keynote</td>
<td>Depei Qian</td>
<td><strong>China’s HPC development in the next 5 years</strong></td>
<td>Dean of the School of Data and Computer Science, Sun Yat-sen University, China</td>
</tr>
<tr>
<td>Thursday, December 22nd – Day 4 Keynote</td>
<td>Josep Torrellas</td>
<td><strong>Toward Extreme-Scale Processor Chips</strong></td>
<td>Saburo Muroga Professor of Computer Science, University of Illinois Urbana-Champaign</td>
</tr>
</tbody>
</table>
TECHNICAL PROGRAM

The HiPC 2016 technical program on Days 2, 3 and 4 will consist of 40 peer reviewed papers chosen from nearly 200 submissions from all over the world. The papers will be presented in seven single-track sessions and will cover important and timely topics in all areas of high performance computing. The three keynote speakers will open the morning plenary sessions.

WORKSHOPS

Four workshops covering diverse topics complementary to the conference technical program will be held on Day 1 of the conference. The BIGDF and CFD workshops will be full day events, and workshops 3 and 4 have been shaped as half-day events.

1. Foundations of Big Data Computing (BiGDF)
2. Computational Fluid Dynamics (CFD)
3. High Performance Computing and Big Data in Molecular Engineering (HBME)
4. Software Composable Infrastructure (SCI)

Peer reviewed papers selected for presentation in Workshops 1, 2 and 3 are included in the proceedings, and abstracts for presentations in Workshop 3 are also part of the proceedings to be distributed at the conference. Abstracts for keynote speakers in each workshop are included in the Workshop Introduction file in the proceedings as well as the individual webpages for the workshops.

STUDENT RESEARCH SYMPOSIUM

The 9th HiPC Student Research Symposium is aimed at stimulating and fostering student research, and providing an international forum to highlight student research accomplishments in HPC. The symposium also gives students exposure to the best practices of senior HPC researchers in academia and industry. In a departure from previous years, the 2016 symposium will feature only student posters - there will be no talks by students – and the posters will be on display on both Day 2 and Day 3 of the conference, next to industry exhibits. Student authors will be available during breaks to answer questions and during a dedicated session on Wednesday afternoon.

ACADEMIC BoF SESSIONS

HiPC introduced this format in 2014 with the purpose of fostering greater participation by the academic community at HiPC, including both domestic and international representation. With a focus on emerging areas of interest, the goal is to stimulate new research ideas, address specific problems, and build a research community. This year to be held on Day 2, there will one ABoF with the topic of Education in Parallel and Distributed Computing.

INDUSTRY EVENTS

The conference welcomes (and strongly encourages) industry participation on all days at all levels including in the technical program and student symposium. The industry/research exhibition, to be held on December 20th and 21st, will include booths and demonstrations and will showcase products, services and current work from vendor companies and R&D laboratories. Two Industry, Research and Users Symposium (IRUS) sessions on the topics of HPC Data Management Challenges and Advances in Applied Machine Learning and Analytics will be held on Days 2 and 3 and will bring together solution providers and users of HPC in a forum to discuss platforms and technologies and best practices. Industry supporting sponsors will host three BoF’s also on Day 2.
**HiPC 2016 PROGRAM DAILY SCHEDULE**

Please check the Mobile App and postings at the venue for up-to-date information on locations and schedules for each event. The following shows time and location for all events.

<table>
<thead>
<tr>
<th>Day</th>
<th>Start Time</th>
<th>End Time</th>
<th>Event</th>
<th>HICC Room</th>
</tr>
</thead>
<tbody>
<tr>
<td>Mon</td>
<td>Breakfast @ 7:30 – Lunch @ 1:00</td>
<td></td>
<td>Atrium-Foyer Ground Floor</td>
<td></td>
</tr>
<tr>
<td>Mon</td>
<td>Breakfast @ 7:30 – Lunch @ 1:00</td>
<td></td>
<td>Atrium-Foyer Ground Floor</td>
<td></td>
</tr>
<tr>
<td>Mon</td>
<td>8:30 AM</td>
<td>6:30 PM</td>
<td>Industry Exhibit Booth Set-up</td>
<td>MR G.03+G.04+G.05+G.06</td>
</tr>
<tr>
<td>Mon</td>
<td>8:30 AM</td>
<td>6:30 PM</td>
<td><strong>Workshop 1: BIGDF</strong></td>
<td>Hall 1</td>
</tr>
<tr>
<td>Mon</td>
<td>8:30 AM</td>
<td>6:30 PM</td>
<td><strong>Workshop 2: CFD</strong></td>
<td>MR G.01</td>
</tr>
<tr>
<td>Mon</td>
<td>8:30 AM</td>
<td>6:30 PM</td>
<td><strong>Workshop 4: SCI</strong></td>
<td>Hall 2</td>
</tr>
<tr>
<td>Mon</td>
<td>2:00 PM</td>
<td>6:30 PM</td>
<td><strong>Workshop 3: HBME</strong></td>
<td>Hall 2</td>
</tr>
<tr>
<td>Mon</td>
<td>4:30 PM</td>
<td>6:30 PM</td>
<td><strong>SRS Poster Set-up</strong></td>
<td>MR G.01+G.02</td>
</tr>
<tr>
<td>Mon</td>
<td>6:30 PM</td>
<td>8:00 PM</td>
<td><strong>Plenary Industry Gala Opening &amp; SRS Posters</strong></td>
<td>MR G.01 - MR G.06 + Foyer</td>
</tr>
<tr>
<td>Tue</td>
<td>Breakfast @ 7:00 – Lunch @ 12:00</td>
<td></td>
<td>Atrium-Foyer Ground Floor</td>
<td></td>
</tr>
<tr>
<td>Tue</td>
<td>Breakfast @ 7:00 – Lunch @ 12:00</td>
<td></td>
<td>Atrium-Foyer Ground Floor</td>
<td></td>
</tr>
<tr>
<td>Tue</td>
<td>8:00 AM</td>
<td>8:30 AM</td>
<td><strong>Plenary HiPC 2016 Inauguration</strong></td>
<td>Halls 1 &amp; 2</td>
</tr>
<tr>
<td>Tue</td>
<td>8:30 AM</td>
<td>9:30 AM</td>
<td><strong>Keynote Talk 1: Srinivas Aluru</strong></td>
<td>Halls 1 &amp; 2</td>
</tr>
<tr>
<td>Tue</td>
<td>10:00 AM</td>
<td>12:00 PM</td>
<td><strong>TechSession 1: Applications</strong></td>
<td>Halls 1 &amp; 2</td>
</tr>
<tr>
<td>Tue</td>
<td>10:00 AM</td>
<td>12:00 PM</td>
<td><strong>IRUS Session 1: HPC Data Management Challenges</strong></td>
<td>MR 1.05</td>
</tr>
<tr>
<td>Tue</td>
<td>10:00 AM</td>
<td>12:00 PM</td>
<td><strong>NVIDIA BoF Session</strong></td>
<td>MR 1.06</td>
</tr>
<tr>
<td>Tue</td>
<td>10:00 AM</td>
<td>5:30 PM</td>
<td><strong>SRS Posters on display</strong></td>
<td>MR G.01+G.02</td>
</tr>
<tr>
<td>Tue</td>
<td>10:00 AM</td>
<td>5:30 PM</td>
<td><strong>Industry Demos &amp; Exhibits</strong></td>
<td>MR G.03+G.04+G.05+G.06</td>
</tr>
<tr>
<td>Tue</td>
<td>1:00 PM</td>
<td>3:00 PM</td>
<td><strong>TechSession 2: Algorithms for data and data management</strong></td>
<td>Halls 1 &amp; 2</td>
</tr>
<tr>
<td>Tue</td>
<td>1:00 PM</td>
<td>3:00 PM</td>
<td><strong>Academic BoF Session: Education in PDC</strong></td>
<td>MR 1.05</td>
</tr>
<tr>
<td>Tue</td>
<td>1:00 PM</td>
<td>3:00 PM</td>
<td><strong>Intel BoF</strong></td>
<td>MR 1.06</td>
</tr>
<tr>
<td>Tue</td>
<td>3:30 PM</td>
<td>5:30 PM</td>
<td><strong>TechSession 3: Memory and I/O</strong></td>
<td>Halls 1 &amp; 2</td>
</tr>
<tr>
<td>Tue</td>
<td>3:30 PM</td>
<td>5:30 PM</td>
<td><strong>Programming Contest</strong></td>
<td>MR 1.05</td>
</tr>
<tr>
<td>Tue</td>
<td>3:30 PM</td>
<td>5:30 PM</td>
<td><strong>Mellanox BoF Session</strong></td>
<td>MR 1.06</td>
</tr>
<tr>
<td>Wed</td>
<td>Breakfast @ 7:30 – Lunch @ 12:00</td>
<td></td>
<td>Atrium-Foyer Ground Floor</td>
<td></td>
</tr>
<tr>
<td>Wed</td>
<td>Breakfast @ 7:30 – Lunch @ 12:00</td>
<td></td>
<td>Atrium-Foyer Ground Floor</td>
<td></td>
</tr>
<tr>
<td>Wed</td>
<td>8:30 AM</td>
<td>9:30 AM</td>
<td><strong>Keynote Talk 2: Depei Qian</strong></td>
<td>Halls 1 &amp; 2</td>
</tr>
<tr>
<td>Wed</td>
<td>10:00 AM</td>
<td>12:00 PM</td>
<td><strong>TechSession 4: Numerical applications</strong></td>
<td>Halls 1 &amp; 2</td>
</tr>
<tr>
<td>Wed</td>
<td>10:00 AM</td>
<td>12:00 PM</td>
<td><strong>IRUS Session 2: Advances in Applied Machine Learning and Analytics</strong></td>
<td>MR 1.05</td>
</tr>
<tr>
<td>Wed</td>
<td>10:00 AM</td>
<td>5:30 PM</td>
<td><strong>SRS Posters on display</strong></td>
<td>MR G.01+G.02</td>
</tr>
<tr>
<td>Wed</td>
<td>10:00 AM</td>
<td>5:30 PM</td>
<td><strong>Industry Demos &amp; Exhibits</strong></td>
<td>MR G.03+G.04+G.05+G.06</td>
</tr>
<tr>
<td>Wed</td>
<td>7:30 AM</td>
<td>8:30 AM</td>
<td><strong>Sponsor Feedback Breakfast (by invitation)</strong></td>
<td>MR 1.06</td>
</tr>
<tr>
<td>Wed</td>
<td>12:00 PM</td>
<td>1:00 PM</td>
<td><strong>Sponsor Feedback Lunch (by invitation)</strong></td>
<td>MR 1.06</td>
</tr>
<tr>
<td>Wed</td>
<td>1:00 PM</td>
<td>3:00 PM</td>
<td><strong>TechSession 5: Resilience and compilers</strong></td>
<td>Halls 1 &amp; 2</td>
</tr>
<tr>
<td>Wed</td>
<td>3:30 PM</td>
<td>5:30 PM</td>
<td><strong>SRS Posters – Student authors available</strong></td>
<td>MR G.01+G.02</td>
</tr>
<tr>
<td>Wed</td>
<td>6:30 PM</td>
<td>9:30 PM</td>
<td><strong>Awards, Cultural Programme, Banquet</strong></td>
<td>Halls 1 &amp; 2</td>
</tr>
<tr>
<td>Thu</td>
<td>Breakfast @ 7:30 – Lunch @ 12:00</td>
<td></td>
<td>Atrium-Foyer Ground Floor</td>
<td></td>
</tr>
<tr>
<td>Thu</td>
<td>Breakfast @ 7:30 – Lunch @ 12:00</td>
<td></td>
<td>Atrium-Foyer Ground Floor</td>
<td></td>
</tr>
<tr>
<td>Thu</td>
<td>8:30 AM</td>
<td>9:30 AM</td>
<td><strong>Keynote Talk 3: Josep Torrellas</strong></td>
<td>Halls 1 &amp; 2</td>
</tr>
<tr>
<td>Thu</td>
<td>10:00 AM</td>
<td>12:00 PM</td>
<td><strong>TechSession 6: Parallel algorithms</strong></td>
<td>Halls 1 &amp; 2</td>
</tr>
<tr>
<td>Thu</td>
<td>1:00 PM</td>
<td>3:00 PM</td>
<td><strong>TechSession 7: Software architecture</strong></td>
<td>Halls 1 &amp; 2</td>
</tr>
</tbody>
</table>

See maps of venue in the mobile app.
<table>
<thead>
<tr>
<th>Time</th>
<th>Session</th>
</tr>
</thead>
<tbody>
<tr>
<td>8:50-10:30</td>
<td>OPENING REMARKS BY WORKSHOP CHAIRS</td>
</tr>
<tr>
<td></td>
<td>QoS AWARE RESOURCE MANAGEMENT FOR APACHE CASSANDRA</td>
</tr>
<tr>
<td></td>
<td>YASASWI KISHORE, VENKAT DATTA, KV SUBRAMANIAM, DINKAR SITARAM</td>
</tr>
<tr>
<td></td>
<td>A HIGH PERFORMANCE COMPUTING FRAMEWORK FOR DATA MINING</td>
</tr>
<tr>
<td></td>
<td>NAVNEET GOYAL, SUNDAR BALASUBRAMANIAM, POONAM GOYAL, SAIYEDUL ISLAM, MOHIT SATI</td>
</tr>
<tr>
<td></td>
<td>APPLICATION OF AN ASSET BUBBLE MODEL TO MICROBLOG DATA ANALYTICS</td>
</tr>
<tr>
<td></td>
<td>K. M. GEORGE, ASHWIN KUMAR THANDAPANI KUMARASAMY</td>
</tr>
<tr>
<td>11:00-1:00</td>
<td>KEYNOTE ADDRESS 1: “A FRAMEWORK FOR REAL-TIME EVENT DETECTION FOR EMERGENCY SITUATIONS USING SOCIAL MEDIA STREAMS”</td>
</tr>
<tr>
<td></td>
<td>PROF. V. RAGHAVAN, ALFRED AND HELEN LAMSON ENDEWED PROFESSOR IN COMPUTER SCIENCE, CENTER FOR ADVANCED COMPUTER STUDIES, UNIVERSITY OF LOUISIANA, U.S.A.</td>
</tr>
<tr>
<td>2:00-4:00</td>
<td>KEYNOTE ADDRESS 2: “BIG DATA AND HIGH PERFORMANCE COMPUTING: CONVERGENCE?”</td>
</tr>
<tr>
<td></td>
<td>PROF. GEOFFREY FOX, DISTINGUISHED PROFESSOR, SCHOOL OF INFORMATICS AND COMPUTING, INDIANA UNIVERSITY, BLOOMINGTON, INDIANA, USA</td>
</tr>
<tr>
<td>4:30-6:00</td>
<td>#CHENNAIFLOODS: LEVERAGING HUMAN AND MACHINE LEARNING FOR CRISIS MAPPING DURING DISASTERS USING SOCIAL MEDIA</td>
</tr>
<tr>
<td></td>
<td>BHUVANESWARI ANBALAGAN, VALLIYAMMAI CHINNAIAH</td>
</tr>
<tr>
<td></td>
<td>MULTI-DIMENSIONAL PREDICTIVE ANALYTICS FOR RISK ESTIMATION OF EXTREME EVENTS</td>
</tr>
<tr>
<td></td>
<td>LAKS RAGHUPATHI, DAVID RANDELL, EMMA ROSS, KEVIN C. EWANS, PHILIP JOHNATHAN</td>
</tr>
<tr>
<td></td>
<td>COMPRESSION ACCELERATION USING GPGPU</td>
</tr>
<tr>
<td></td>
<td>KRISHNAPRASAD SHASTRY, AVINASH PANDEY, ASHUTOSH AGRAWAL, RAVI SARVESWARA</td>
</tr>
</tbody>
</table>
**HiPC 2016 WORKSHOP 2:**
*Computational Fluid Dynamics (CFD)*

<table>
<thead>
<tr>
<th>Time</th>
<th>Session</th>
<th>Topic</th>
<th>Authors/Presenter</th>
</tr>
</thead>
<tbody>
<tr>
<td>8:30-10:30</td>
<td>CFD Session 1</td>
<td>Opening of CFD Workshop</td>
<td></td>
</tr>
<tr>
<td>11:00-1:00</td>
<td>CFD Session 2</td>
<td>Improvements in Free Surface Flow Numerics using Coupled VOF and Pseudo Transient Solver</td>
<td>Vinay Gupta, Kvss Srikanth, and Hemant Punekar, ANSYS Software Pvt. Ltd.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>An object oriented parallel finite element scheme for computations of PDEs: Design and implementation</td>
<td>Sashikumaar Ganesan, Raviteja Meesala, and Abdus Shamim, Indian Institute of Science</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Importance of Bubble size distribution in Gas-Liquid Flows</td>
<td>Ravindra Aglave and Thomas Eppinger, CD-Adapco</td>
</tr>
<tr>
<td>2:00-4:00</td>
<td>CDF Session 3</td>
<td>Invited Speakers &amp; Panel Discussion (details to be announced)</td>
<td></td>
</tr>
</tbody>
</table>

**HiPC 2015 WORKSHOP 3:**
*High Performance Computing and Big Data in Molecular Engineering (HBME)*

<table>
<thead>
<tr>
<th>Time</th>
<th>Session</th>
<th>Topic</th>
<th>Authors/Presenter</th>
</tr>
</thead>
<tbody>
<tr>
<td>2:00-4:00</td>
<td>HBME Session 1</td>
<td>Keynote: Transitions to and from jammed states in glasses and sphere packings under shear deformation.</td>
<td>Prof. S. Sastry, JNCASR, Bengaluru</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Paper: Towards understanding optimal load balancing of heterogeneous short-range molecular dynamics</td>
<td>S. Hirschmann, D. Pflüger, C. W. Glass</td>
</tr>
<tr>
<td>4:40-6:05</td>
<td>HBME Session 2</td>
<td>Abstract: In-silico skin model: A tool for virtual testing of formulations</td>
<td>R. Gupta, B. S. Dwadasi, B. Rai</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Abstract: Insight into the nature of evaporation processes enabled by massively parallel molecular dynamics simulations, M. Heinen, R. S. Chatwell, J. Vrabec</td>
<td>M. Heinen, R. S. Chatwell, J. Vrabec</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Abstract: Round robin study of molecular simulation programs, M. Schappals, H. Hasse</td>
<td>M. Schappals, H. Hasse</td>
</tr>
</tbody>
</table>
### HiPC 2016 WORKSHOP 4: Software Composable Infrastructure (SCI)

(This workshop has talks only; no papers or abstracts are included in proceedings.)

<table>
<thead>
<tr>
<th>Time</th>
<th>Session</th>
<th>Title</th>
<th>Speaker(s)</th>
</tr>
</thead>
<tbody>
<tr>
<td>09:00 – 10:30</td>
<td>SCI Session 1</td>
<td>Title: Composable Pooled systems with Intel Rackscale Design</td>
<td>Mrittika Ganguli, Intel</td>
</tr>
<tr>
<td>11:00 – 12:45</td>
<td>SCI Session 2</td>
<td>Title: Event Digest for Hyperscale data center telemetry</td>
<td>Ananth S. Narayan and Lucasz Grzymkowski, Intel</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Title: Applying the ideas of NFV and SDN to Telecom Networks</td>
<td>Mythili Vutukuru, Indian Institute of Technology Bombay</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Title: Rack scale architecture Challenges and Opportunities</td>
<td>Chakri Padala, Ericsson</td>
</tr>
</tbody>
</table>

### Student Research Symposium (SRS)

Starts at 6:30 PM – Monday, December 19th

The following papers have been accepted for poster presentation on both Day 2 and Day 3 of the conference. They will be on display next to the conference industry exhibits, and available for viewing throughout both days. Student authors will be available during breaks to answer questions, and there will be a dedicated session on Wednesday afternoon.

- **Design and Implementation of Generative Models for Odor Classification Using Electronic Nose.**
  - Kumar Shashvat and Amol Bhondekar

- **Scheduling of Cholesky Factorization with lookahead information.**
  - Suraj Kumar, Olivier Beaumont and Lionel Eyraud-Dubois

- **Implementing Deep v-support vector machine for classification problem in spark cluster.**
  - Sekhar Banarjee and Motahar Reza

- **Data Cube 2.0: Data Dodecahedron(DRON) Operator using Euclid’s Model for OLAPing BIGDATA Aggregation.**
  - Sharath Yaji and Neelima Bayyapu

- **Branch Predictor Attacks : An Empirical Exploration.**
  - Moumita Das and Arnab Kar

- **Accelerated Fluid Simulation of Low Temperature Plasmas on Intel Xeon Phi MIC Architecture.**
  - Henil Shah, Anurag Gupta, Saumya Bhadani and Bhaskar Chaudhury

- **CoKeeper: An Adaptive Co-resident VM Membership Maintenance Method.**
  - Ziqi You, Yi Ren, Renshi Liu, Jianbo Guan and Yusong Tan

- **Fast Large Graph Algorithms on GPU.**
  - Ankur Anandapu and Basavaraj Talawar

- **HBaseChainDB – Blockchain Infrastructure for the Hadoop Ecosystem over HBase.**
  - Adarsh Saraf, Sanju Singh, Naveen H. and Pallav Kumar Baruah
Scalable I/O Management in Multi-tenant Hadoop Clusters.
Amrit Kumar, Sanik Thapa, Shubhranshu S. Panda and Pallav Kumar Baruah

A Scalable Vertex Centric Distributed Algorithm for Streaming Betweenness Centrality.
Sai Ganesh Muthuraman, Yogesh Murthy K, Bala Praveen Kumar and Pallav Kumar Baruah

Chaitanya Pavan Tanay Kondapalli, Diwakar Kartheek Pingali, Jyothi Kumar Behara, Pallav Kumar Baruah, Chandrasekaran Venkatachalam and Srikantith Khanna

EFOCS: An Efficient and Fast Overlapped Community Detection System For Complex Networks.
Mrudula Sarvabhatla and Chandra Sekhar

Traffic big data prediction and visualization using Decision Forest Regression Algorithm.
Lakshmi Singh, Rajat K Pathak and Motahar Reza

Distributed Algorithms for Subgraph-Centric Graph Platforms.
Diptanshu Kokwani and Yogesh Simmhan

Partitioning Test Cases for Heap Programs.
Awanish Pandey and Subhajit Roy

Block Placement Strategy and Handling Small Files Problem in Heterogeneous Hadoop Cluster.
Ch.Bhaskar Vishnuvardhan and Pallav Kumar Baruah

Multi-GPU Graph Traversal with Unified Virtual Memory.
Vamsi Bokam and Rupesh Nasre

Wahdat Safia, Nibhoy Chandorkar, Kumar Vaibhav, Anup Bhattacharjee and Rajesh Kalmady

ARM Wrestling with x64: A Study of Web and Terasort Workloads.
Sarthak Sharma and Yogesh Simmhan

Streaming String Sort : A Hybrid String Sort on CPU+GPU.
Kalpit Thakkar and P J Narayanan

On-Chip Network simulation acceleration using FPGAs.
Anagh Singh, Anamik Sarvaiya and Basavaraj Talawar

HiMesh : A Low Power High Performance Improved Architecture for 3-D On-Chip Networks.
Abhishek Patwardhan and Ramakrishna Upadrasta

Customized Face Classification to Reduce the Training Time: A Proposal.
Raghurama Rao, Gururaja Rao, Rajesh Poojary, Gajendra S Patagora and Neelima B

A Data Locality based MapReduce Scheduler in Heterogeneous Environments.
Nenavath Srinivas Naik, Atul Negi and Sastry Vinjamuri N

A Comparative Study of Vectorization in Compilers.
Das Santanu, Dangetti Tharun Kumar, Bora Utpal and U Ramakrishna

A Clustering-Based Approach for Workload Estimation in the Cloud.
Vasu Jindal

An Analysis of Cache Restoration Prefetching Techniques for Addressing the Cold Cache Problem.
Nagakishore Jammula

Resource Allocation and Placement for Distributed Stream Processing.
Aakash Khochare and Yogesh Simmhan
6:30 PM – 8:00 PM Monday, December 19

**Plenary Industry Gala Opening: Exhibits & SRS Posters**

Starts at 6:30 PM Monday, December 19
10:00 AM – 5:30 PM Tuesday, December 20 and Wednesday, December 21

**Industry/Research Exhibition**

Below are the companies who will be providing exhibits and demonstrations at HiPC 2016. Attendees are invited to visit booths and check posted schedules for demonstrations and talks and collect materials these exhibitors have prepared for the conference.

Acer
Avnet
BOSTON
Cray
Google
G.T. Enterprise
IEEE Standards Association
Infosys
Intel
Mellanox
Microsoft
NetApp
Netweb
Nvidia
SanDisk
Shell
Xilinx
### Day 2 - Tuesday, December 20

**Breakfast @ 7:00, Breaks @ 9:30 and 3:00, Lunch @ 12:00 (1 hour)**

<table>
<thead>
<tr>
<th>Time</th>
<th>Event</th>
</tr>
</thead>
</table>
| 8:00 AM – 8:30 AM | Tuesday, December 20th  
**Plenary Session: Conference Inauguration and Opening Remarks** |
| 8:30 AM – 9:30 AM | **HiPC 2016 Keynote Presentation 1**  
Session Chair: Pavan Balaji  
**Genomes Galore: Big Data Challenges in the Life Sciences**  
Srinivas Aluru  
School of Computational Science and Engineering, Georgia Institute of Technology, USA  
**Abstract:** While the big data revolution in the consumer, business, and social networks domains is widely known, a similar revolution is taking place in the sciences and engineering driven by high-throughput instrumentation. This talk will feature big data challenges in the life sciences, primarily due to advances in sequencing that resulted in several orders of magnitude throughput increases per unit cost during the last decade. These advances are democratizing big data generation capabilities and spawning new scientific inquiries that would not be feasible otherwise. The time, cost, and complexity of data analysis have overtaken the cost and speed of data generation as the primary bottlenecks, posing significant challenges for computer scientists. I will present an overview of my group’s research in addressing some of these issues through the development of parallel algorithms and high performance computing approaches. Apart from opening new avenues of investigation in parallel processing, research in this domain is also leading to broadly applicable techniques in areas such as graph analytics and parallel machine learning. I will also brief the audience on the ongoing federal initiatives in the United States aimed at nurturing multi-stakeholder partnerships to advance such big data challenges. |
| 10:00 AM – 12:00 PM | **Technical Session 1: Applications**  
Session Chair: Suren Byna  
**Soft Error Detection for Iterative Applications Using Offline Training**  
Jiaqi Liu and Gagan Agrawal (Ohio State University, USA)  
**Fault Tolerant Frequent Pattern Mining**  
Sameh Shohdy (The Ohio State University, USA); Abhinav Vishnu (Pacific Northwest National Laboratory, USA); Gagan Agrawal (The Ohio State University, USA)  
**Parallel Performance-Energy Predictive Modeling of Browsers: Case Study of Servo**  
Rohit Zambre (University of California, Irvine, USA); Lars Bergstrom (Mozilla Research, USA); Laleh Aghababaie Beni and Aparna Chandramowlishwaran (University of California, Irvine, USA)  
**Optimization of Brain Mobile Interface Applications Using IoT**  
Koosha Sadeghi, Ayan Banerjee, Javad Sohankar and Sandeep K.S. Gupta (Arizona State University, USA)  
**Mizan-RMA: Accelerating Mizan Graph Processing Framework with MPI RMA**  
Mingzhe Li, Xiaoyi Lu, Khaled Hamidouche, Jie Zhang and Dhableswar K. (DK) Panda (The Ohio State University, USA)  
**CUDA M3: Designing Efficient CUDA Managed Memory-aware MPI by Exploiting GDR and IPC**  
Khaled Hamidouche, Ammar Ahmad Awan, Akshay Venkatesh, and Dhableswar K. (DK) Panda (The Ohio State University, USA) |

---

**HiPC 2016 Program**  
Page 9
10:00 AM – 12:00 PM Tuesday, December 20

IRUS 1: HPC Data Management Challenges

Pulipati Madhav, CEO - Photonics Valley Corporation, Government of Telangana
Topic: Photonics
Jean-Thomas Acquaviva, Data Direct Networks, France
Topic: Understanding Exascale HPC Applications with I/O Profiling
Kalyana Chadalavada, Intel
Topic: Exascale I/O Systems
P Shasidhar Reddy, National Remote Sensing Centre, ISRO
Topic: Data Management for Satellite Data Platform

10:00 AM – 12:00 PM Tuesday, December 20

NVIDIA BoF Session

Faculty Discussion, Innovation Awards Presentation and Academic Program Update
Speaker:
Ganesh Mahabala, India Academic Program Head

1:00 PM – 3:00 PM Tuesday, December 20

Technical Session 2: Algorithms for data and data management
Session Chair: Gagan Agrawal

Parallel Implementation of Lossy Data Compression for Temporal Data Sets
Zheng Yuan (Northwestern University, USA); William Hendrix (University of South Florida, USA); Seung Woo Son (University of Massachusetts Lowell, USA); Christoph Federrath (Australian National University, Australia); Ankit Agrawal, Wei-keng Liao and Alok Choudhary (Northwestern University, USA)

Scalable Parallel Algorithms for Shared Nearest Neighbor Clustering
Sonal Kumari, Saurabh Maurya, Poonam Goyal, Sundar S. Balasubramaniam, and Navneet Goyal (BITS-Pilani, India)

DCRoute: Speeding up Inter-Datacenter Traffic Allocation while Guaranteeing Deadlines
Mohammad Noormohammadpour and Cauligi Raghavendra (University of Southern California, USA); Sriram Rao (Microsoft, USA)

Efficient Data Redistribution to Speedup Big Data Analytics in Large Systems
Long Cheng (Eindhoven University of Technology, The Netherlands); Tao Li (TU Dresden, Germany)

Load Balancing for Molecular Dynamics Simulations on Heterogeneous Architectures
Steffen Seckler, Nikola Tchipev, Hans-Joachim Bungartz and Philipp Neumann (Technical University of Munich, Germany)
Academic BoF: Education in Parallel and Distributed Computing

The session will be organized to include brief talks from Early Adopter Awardees and to discuss best practices and experiences of the early adopters in their country and also recommend action points and suggestions that can be incorporated by the participants in their respective institutions. The session will provide an open discussion forum to address participant questions such as the nature and availability of resources for teaching the intended topics and the suggested mechanisms to incorporate these topics in the teaching plan without sacrificing material on traditional core topics.

Organizers:
- Kishore Kothapalli, IIIT Hyderabad
- R. Govindarajan, IISc, Bengaluru

Intel BoF Session

Next generation Intel solutions for High Performance Computing

- **Compute**: Knights Landing, FPGA, Skylake  
  Speaker: Seetha Rama Krishna Nookala
- **Storage and Interconnect**: 3DX Point, IEL, OPA Integration  
  Speaker: Paresh Pattani
- **Software**: Orchestrator, Next generation Intel tools  
  Speakers: Chakravarthy Nagarajan and Austin Cherian

Technical Session 3: Memory and I/O

Session Chair: Ashok Srinivasan

MEC: The Memory Elasticity Controller  
Roberto Sawamura, Cristina Boeres and Vinod E.F. Rebello (Universidade Federal Fluminense, Brazil)

Phoenix: Memory Speed HPC I/O with NVM  
Pradeep Fernando, Sudarsun Kannan, Ada Gavrilovska and Karsten Schwan (Georgia Institute of Technology, USA)

Dynamic Data Layout Optimization for High Performance Parallel I/O  
Everett Neil Rush, Bryan Harris and Nihat Altiparmak (University of Louisville, USA); Ali Saman Tosun (University of Texas at San Antonio, USA)

Read Consistency in Distributed Database Based on DMVCC  
Jie Shao (Tsinghua University and Baidu, Inc., P.R. China); Boxue Yin, Bujiao Chen, Guangshu Wang, Lin Yang, Jianliang Yan and Jianying Wang (Baidu, Inc., P.R. China); Weidong Liu (Tsinghua University, P.R. China)

Data Elevator: Low-contention Data Movement in Hierarchical Storage System  
Bin Dong, Suren Byna, Kesheng Wu, Prabhat, Hans Johansen, Jeffrey N. Johnson, and Noel Keen (Lawrence Berkeley National Laboratory, USA)

Telescoping Architectures: Evaluating Next-Generation Heterogeneous Computing  
Konstantinos Krommydas and Wu-chun Feng (Virginia Tech, USA)
### Programming Contest

Poster boards for the programming contest, sponsored by Nvidia and Intel, will be displayed as part of the SRS poster session starting Monday evening. There will be six posters in total, including the top three winners from each track. On Tuesday, there will be a special program as follows:

<table>
<thead>
<tr>
<th>Time</th>
<th>Event</th>
</tr>
</thead>
<tbody>
<tr>
<td>3:30 PM to 3:40 PM</td>
<td>Welcome and Session Introduction</td>
</tr>
<tr>
<td>3:40 PM to 4:00 PM</td>
<td>Nvidia track winner presentation</td>
</tr>
<tr>
<td>4:00 PM to 4:20 PM</td>
<td>Intel track winner presentation</td>
</tr>
<tr>
<td>4:20 PM to 4:50 PM</td>
<td>Presentation from Nvidia</td>
</tr>
<tr>
<td>4:50 PM to 5:20 PM</td>
<td>Presentation from Intel</td>
</tr>
<tr>
<td>5:20 PM to 5:30 PM</td>
<td>Closing</td>
</tr>
</tbody>
</table>

### Mellanox BoF Session

**Breaking the Barriers with Next-gen High-Performance Interconnect**

**Speaker:**

**Ashrut Ambastha, Senior Architect, Mellanox**

We invite all participants and attendees for an open discussion on advancements in high-performance interconnect for HPC, storage and cloud-computing. In this session we will talk about networks ranging from the high-end HDR Infiniband interconnect for flagship systems to virtualized clouds that can run HPC workloads as efficiently as bare-metal hardware. We will also talk upon emerging standards in high-performance flash based storage systems and how technologies like NVMe over fabrics is breaking the traditional storage bottlenecks. We will also cover user wish-lists and needs for future HPC implementations and would be happy to take it as a feature request for our subsequent offerings.
Day 3 – Wednesday, December 21
Breakfast @ 7:30, Breaks @ 9:30 and 3:00, Lunch @ 12:00 (1 hour)

8:30 AM – 9:30 AM Wednesday, December 21

HiPC 2016 Keynote Presentation 2
Session Chair: Viktor Prasanna

China's HPC development in the next 5 years
Depei Qian
Sun Yat-sen University and Beihang University, China

Abstract: After a brief review of HPC research and development in China’s high-tech R&D program, this talk will introduce the plan of HPC development under the new Key R&D Program of China in the thirteenth 5-year plan. The major challenges in establishing the eco-system for high performance computing in China will be discussed, including the technical issues in developing the next generation high performance computers, the need for developing system/application software for the systems based on domestically developed processors, and the mechanism for establishing a sustainable national HPC environment. The goal and the major activities of the new key project on HPC will be presented.

10:00 AM – 12:00 PM Wednesday, December 21

Technical Session 4: Numerical applications
Session Chair: Ajay Gupta

Balancing locality and concurrency: solving sparse triangular systems on GPUs
Andrea Picciau, Gordon E. Inggs, John Wickerson, Eric C. Kerrigan and George Constantinides (Imperial College UK, United Kingdom)

Tensor Contractions with Extended BLAS Kernels on CPU and GPU
Yang Shi, U.N. Niranjan and Animashree Anandkumar (University of California, Irvine, USA); Cris Cecka (NVIDIA Research, USA)

High performance Horizontal Diffusion Calculations in Ocean Models on Intel® Xeon Phi™ Coprocessor Systems
Aketh TM, Sathish Vadhiyar, PN Vinayachandran, and Ravi Nanjundiah (Indian Institute of Science, Bangalore, India)

Memory-Efficient Parallel Simulation of Electron Beam Dynamics Using GPUs
Kamesh Arumugam, Alexander Godunov, Desh Ranjan, Balsa Terzic and Mohammad Zubair (Old Dominion University, USA)

Cache-friendly Design for Complex Spatially-variable Coefficient Stencils on Many-core Architectures
Jiarui Fang, Haohuan Fu and Guangwen Yang (Tsinghua University, P.R. China)
<table>
<thead>
<tr>
<th>Time</th>
<th>Event</th>
</tr>
</thead>
</table>
| 10:00 AM – 12:00 PM | **IRUS 2: Advances in Applied Machine Learning and Analytics**  
Gokul Swamy, Amazon  
Topic: Machine Learning for the E-Commerce Sector  
Ramakrishna Urs, Infosys  
Topic: Applied Machine Learning for automated workflow management and account classifications  
Joy Mustafi, Microsoft  
Topic: Applications of Cognitive Computing |
| 1:00 PM – 3:00 PM | **Technical Session 5: Resilience and compilers**  
Session Chair: Ponnuswamy Sadayappan  
Using Message Logs and Resource Use Data for Cluster Failure Diagnosis  
Edward Chuah (The Alan Turing Institute and University of Warwick, U.K., and Singapore Polytechnic, Singapore); Arshad Jhumka (University of Warwick, United Kingdom); James C. Browne (UT Austin, USA); Nentawe Gurumdimma (University of Jos, Nigeria and University of Warwick, United Kingdom); Sai Narasimhamurthy (Seagate Technology, United Kingdom); Bill Barth (The University of Texas at Austin, USA)  
A Low-Cost Multi-Failure Resilient Replication Scheme for High Data Availability in Cloud Storage  
Jinwei Liu and Haiying Shen (Clemson University, USA)  
PRESAGE: Protecting Structured Address Generation against Soft Errors  
Vishal Sharma and Ganesh Gopalakrishnan (University of Utah, USA); Sriram Krishnamoorthy (Pacific Northwest National Laboratory, USA)  
MP-Index: A Multi-Predicate Publish/Subscribe Mechanism for Internet of Things  
Satvik Patel (Parul University, India); Sunil Jardosh (Progress Software, India); Ashwin Makwana (CHARUSAT University, India)  
Phase Directed Compiler Optimizations  
Era Jain (IIT Kanpur (Now at Google), USA); Subhajit Roy (Indian Institute of Technology, Kanpur, India)  
Automatic Code Generation for Iterative Multi-dimensional Stencil Computations  
Mariem Saied and Jens Gustedt (INRIA and ICube Université de Strasbourg, France); Gilles Muller (INRIA and LIP6 – Sorbonne Universités, CNRS, UPMC, France) |
| 3:30 PM – 5:30 PM | **Student Research Symposium (SRS)**  
Dedicated Poster Session: Student authors available at posters |
|               | **Starting 6:30 PM Wednesday, December 21**  
- Presentation of Awards  
- Cultural Event: Hindustani Classical Ensemble (details available at event)  
- Followed by HiPC 2016 Banquet (featuring Hyderabadi cuisine, aka Deccan cuisine.) |
Day 4 – Thursday, December 22
Breakfast @ 7:30, Break@ 9:30, Lunch @ 12:00

<table>
<thead>
<tr>
<th>Time</th>
<th>Event Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>8:30 AM – 9:30 AM</td>
<td>Thursday, December 22 Keynote Presentation 3 Session Chair: Ramamurthy Badrinath</td>
</tr>
<tr>
<td>10:00 AM – 12:00 PM</td>
<td>Technical Session 6: Parallel algorithms: Data structures, resource allocation, and linear algebra Session Chair: Neelima Bayyapu</td>
</tr>
</tbody>
</table>

**HiPC 2016 Keynote Presentation 3**  
Session Chair: Ramamurthy Badrinath

**Toward Extreme-Scale Processor Chips**  
Josep Torrellas  
University of Illinois Urbana-Champaign, USA

**Abstract:** As transistor sizes continue to scale, we are about to witness stunning levels of chip integration, with 1,000 cores on a single die, and increasing levels of die stacking. Transistors may not be much faster, but there will be many more of them. In these architectures, efficient communication and synchronization will be a challenge. Moreover, energy and power will constrain the designs even more than they do today. In this context, this talk presents some of the technologies that we may need to deploy to exploit these architectures. To enable data sharing, we need novel synchronization and fence hardware. For low-latency communication, we may leverage on-chip wireless networks. Cores need to be voltage scalable, i.e., flexibly operate both at high and low voltage ranges. Techniques for efficient energy use need to be widespread. Finally, hardware extensions to ease programming will provide a competitive edge. A combination of all of these techniques -- and more-- are needed.

---

**Technical Session 6:**  
Parallel algorithms: Data structures, resource allocation, and linear algebra  
Session Chair: Neelima Bayyapu

- **Fast Parallel Operations on Search Trees**  
  Yaroslav Akhremtsev and Peter Sanders (Karlsruhe Institute of Technology, Germany)

- **Efficient Parallel Ear Decomposition of Graphs with Application to Betweenness-Centrality**  
  Charudatt Pachorkar, Meher Chaitanya, and Kishore Kothapalli (International Institute of Information Technology, Hyderabad, India); Debajyoti Bera (Indraprastha Institute of Information Technology, Delhi, India)

- **Parallelization of Bin Packing on Multicore Systems**  
  Sayan Ghosh and Assafew H. Gebremedhin (Washington State University, USA)

- **Scheduling of Linear Algebra Kernels on Multiple Heterogeneous Resources**  
  Olivier Beaumont, Terry Cojean, Lionel Eyraud-Dubois, Abdou Guermouche, and Suraj Kumar (INRIA Bordeaux Sud-Ouest and University of Bordeaux, France)

- **An Alternative Approach of the SPIKE Preconditioner for Finite Element Analysis**  
  Leonardo Muniz de Lima, and Brenno Albino Lugon and Lucia Catabriga (Universidade Federal do Espírito Santo, Brazil)

- **CMT-bone - A Proxy Application for Compressible Multiphase Turbulent Flows**  
  Tania Banerjee, Jason Hackl and Mrugesh Shringarpure (University of Florida, USA); Tanzima Islam (Lawrence Livermore National Laboratory, USA); S. Balachandar, Thomas Jackson and Sanjay Ranka (University of Florida, USA)
<table>
<thead>
<tr>
<th>Title</th>
<th>Authors</th>
</tr>
</thead>
<tbody>
<tr>
<td>Compiler Support for Software Cache Coherence</td>
<td>Sanket Tavarageri (The Ohio State University, USA); Wooil Kim and Josep Torrellas (University of Illinois at Urbana-Champaign, USA); P Sadayappan (The Ohio State University, USA)</td>
</tr>
<tr>
<td>Predictive Evaluation of Partitioning Algorithms Through Runtime Modelling</td>
<td>Richard A. Bunt, Stephen A. Wright and Stephen A. Jarvis (University of Warwick, United Kingdom); Yoon K. Ho and Matthew J. Street (Rolls-Royce, United Kingdom)</td>
</tr>
<tr>
<td>Performance Prediction of Parallel Applications Based on Small-Scale Executions</td>
<td>Rodrigo Escobar and Rajendra V. Boppana (University of Texas at San Antonio, USA)</td>
</tr>
<tr>
<td>ERICO: Effective Removal of Inline Caching Overhead in Dynamic Typed Languages</td>
<td>Gem Dot (Universitat Politècnica de Catalunya, Spain); Alejandro Martínez (ARM, United Kingdom); Antonio González (Universitat Politècnica de Catalunya, Spain)</td>
</tr>
<tr>
<td>A Directory Cache with Dynamic Private-Shared Partitioning</td>
<td>Joan Valls and María Engracia Gómez (Universidad Politecnica de Valencia, Spain); Alberto Ros (University of Murcia, Spain); Julio Sahuquillo (Universidad Politecnica de Valencia, Spain)</td>
</tr>
<tr>
<td>Steal-A-GC: Framework to Trigger GC during Idle Periods in Distributed Systems</td>
<td>Sujoy Saraswati, Soumitra Chatterjee and Ranganath Ramachandra (HPE, India)</td>
</tr>
</tbody>
</table>